Altera Avalon Verification IP Suite Uživatelský manuál stáhnout pdf (Strana 17)

Clock_stop()

clock_stop()Prototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Turns off the clock.Description:

Verilog HDLLanguage support:

get_run_state()

get_run_state()Prototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

bitReturns:

Returns the state of the clock source; 1=running, 0=stop.Description:

Verilog HDLLanguage support:

get_version()

string get_version()Prototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

stringReturns:

Returns BFM version as a string of three integers separated by periods. For example,

version 10.1 sp1 is encoded as "10.1.1".

Description:

Verilog HDLLanguage support:

Clock Source BFM

Altera Corporation

Send Feedback

Clock_stop()

2-2

1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 223 224

Žádné komentáře

Altera Avalon Verification IP Suite Uživatelský manuál Strana 17