Altera Avalon Verification IP Suite Uživatelský manuál Strana 130

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 224
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 129
DescriptionLegal
Values
Default
Value
Parameter
Port Widths
Data symbol width in bits. The symbol width should
be 8 for byte-oriented interfaces.
110248Symbol Width
Specifies the number of symbols that are transferred
per beat.
110244Number of symbols
Specifies the width of the channel signal.1321Width of the channel port
Specifies the width of the error signal.110241Width of the error port
Specifies the width of the empty signal.11024Width of
the
channel
port
Width of the empty port
Timing Attributes
Specifies the delay between the ready and valid
signals.
For more information, refer to the Avalon Interface
Specification .
080Ready latency
Specifies the number of beats per cycle.11024Width of
the
channel
port
Number of beats per cycle
Channel Attributes
Specifies the maximum number of channels that the
interface supports.
1Max channel number
Miscellaneous
For VHDL BFMs only. Use this option to assign a
unique number to each BFM in the testbench design.
010230VHDL BFM ID
Application Program Interface
event_transaction_received()
event_transaction_received()Prototype:
Verilog HDL: N.A.
VHDL: bfm_id
Arguments:
voidReturns:
Signals that the transaction was received.Description:
VHDLLanguage support:
Avalon-ST Sink BFM
Altera Corporation
Send Feedback
Application Program Interface
9-4
Zobrazit stránku 129
1 2 ... 125 126 127 128 129 130 131 132 133 134 135 ... 223 224

Komentáře k této Příručce

Žádné komentáře