Altera Avalon Verification IP Suite Uživatelský manuál stáhnout pdf (Strana 111)

signal_response_complete

signal_response_completePrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Triggers when either signal_read_response_complete or signal_write_

response_complete is triggered. Indicates that either a read or a write

response was received and inserted into the response queue.

Description:

Verilog HDLLanguage support:

signal_transaction_fifo_overflow

signal_transaction_fifo_overflowPrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Notifies the testbench that the FIFO is full and further transactions are

dropped.

Description:

Verilog HDLLanguage support:

signal_transaction_fifo_threshold

signal_transaction_fifo_thresholdPrototype:

Verilog HDL: None

VHDL: N.A.

Arguments:

voidReturns:

Notifies the testbench that the transaction FIFO threshold level has exceeded.Description:

Verilog HDLLanguage support:

Altera Corporation

Avalon-MM Monitor

Send Feedback

7-39

signal_response_complete

1 2 ... 106 107 108 109 110 111 112 113 114 115 116 ... 223 224

Komentáře k této Příručce

Žádné komentáře