Altera Stratix V Avalon-MM Interface for PCIe Solutions Uživatelský manuál Strana 79
- Strana / 184
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
Table 5-3: Altera‑Defined Vendor Specific Header
You can specify these values when you instantiate the Hard IP. These registers are read-only at run-time.
Bits Register Description Value Access
[15:0] VSEC ID. A user configurable VSEC ID. User entered RO
[19:16] VSEC Revision. A user configurable VSEC revision. Variable RO
[31:20] VSEC Length. Total length of this structure in bytes. 0x044 RO
Table 5-4: Altera Marker Register
Bits Register Description Value Access
[31:0] Altera Marker. This read only register is an additional marker. If
you use the standard Altera Programmer software to configure
the device with CvP, this marker provides a value that the
programming software reads to ensure that it is operating with
the correct VSEC.
A Device
Value
RO
Table 5-5: JTAG Silicon ID Register
Bits Register Description Value Access
[127:96]
JTAG Silicon ID DW3
Application
Specific
RO
[95:64]
JTAG Silicon ID DW2
Application
Specific
RO
[63:32]
JTAG Silicon ID DW1
Application
Specific
RO
[31:0] JTAG Silicon ID DW0. This is the JTAG Silicon ID that CvP
programming software reads to determine that the correct SRAM
object file (.sof) is being used.
Application
Specific
RO
Table 5-6: User Device or Board Type ID Register
Bits Register Description Value Access
[15:0] Configurable device or board type ID to specify to CvP the
correct .sof.
Variable RO
CvP Registers
5-10
CvP Registers
UG-01097_avmm
2014.12.15
Altera Corporation
Registers
Send Feedback
- User Guide 1
- Datasheet 2
- Features 3
- Interface 4
- Release Information 7
- Device Family Support 7
- Altera FPGA 8
- Debug Features 10
- IP Core Verification 10
- Recommended Speed Grades 11
- Running Qsys 14
- Generating the Example Design 15
- Simulating Altera Designs 17
- Time TLP Type Payload 18
- TLP Header 18
- Creating a Quartus II Project 19
- Compiling the Design 19
- Programming a Device 20
- Parameter Settings 21
- Parameter Value Description 22
- Device Capabilities 25
- Error Reporting 26
- Link Capabilities 27
- MSI and MSI-X Capabilities 28
- Power Management 29
- Clock Domains on page 6-5 33
- Application Layer 34
- RX Avalon-MM Master Signals 36
- Clock Signals 41
- Signal Direction Description 42
- Variant Logical Interfaces 49
- Hard IP Status Extension 50
- Field and Bit Map 58
- 0134678951 58
- Bit(s) Field Description 59
- Serial Data Signals 60
- PIPE Interface Signals 64
- Test Signals 69
- Registers 70
- Altera-Defined VSEC Registers 78
- CvP Registers 79
- Address Range Register 83
- Bit Name Access Description 84
- Bits Name Access Description 85
- PCI Express Mailbox Registers 86
- Avalon-MM Mailbox Registers 90
- Address Name Access 91
- Description 91
- Byte Offset 91
- Register Dir Description 91
- Sending a Write TLP 97
- Root Port TLP Data Registers 99
- UG-01097_avmm 100
- 2014.12.15 100
- Related Information 101
- Bits Register Description 102
- Reset and Clocks 105
- Hard IP for PCI Express 106
- Example Design 106
- Clock Domains 109
- Data Rate Frequency 110
- Clock Summary 112
- Interrupts for Endpoints 113
- MSI/MSI‑X Support 115
- MsiIntfc_o[81:0] 116
- MsiControl_o[15:0] 116
- MsixIntfc_o[15:0] 116
- IntxReq_i 116
- IntxAck_o 116
- Error Handling 117
- Physical Layer Errors 118
- Data Link Layer Errors 118
- Transaction Layer Errors 119
- Error Type Description 120
- Status Bit Conditions 123
- IP Core Architecture 125
- Hard IP for PCI Express 126
- Top-Level Interfaces 127
- Avalon-MM Interface 127
- Clocks and Reset 127
- Transceiver Reconfiguration 127
- Interrupts 127
- Data Link Layer 128
- Altera Corporation 129
- Send Feedback 129
- Physical Layer 130
- TX Packets 131
- Avalon‑MM Bridge TLPs 135
- Byte Enable Value Description 136
- PCI Express Avalon-MM Bridge 138
- RX Block 144
- Avalon-MM RX Master Block 144
- TX Block 145
- Interrupt Handler Block 145
- Enable PLL calibration 147
- Throughput Optimization 151
- Throughput of Posted Writes 153
- Design Implementation 155
- CONF_DONE 156
- Endpoint Reset 156
- Root Port Reset 156
- SDC Timing Constraints 157
- Optional Features 159
- ECRC on the RX Path 160
- ECRC on the TX Path 161
- Debugging 163
- Setting Up Simulation 166
- Use Third-Party PCIe Analyzer 168
- BIOS Enumeration Issues 168
- Address[31:2] 169
- Figure A-6: I/O Read Request 171
- 7 6 5 4 3 2 1 0 175
- Core Config 8 4 1 175
- Additional Information 177
- Date Version Changes Made 178
- How to Contact Altera 182
- Typographic Conventions 182
- Visual Cue Meaning 183
Související produkty a manuály pro Měřící nástroje Altera Stratix V Avalon-MM Interface for PCIe Solutions
Měřící nástroje Altera OCT Uživatelský manuál
(10 stránky)
(10 stránky)
Měřící nástroje Altera Embedded Systems Development Kit, Cyclone III Edit Uživatelský manuál
(82 stránky)
(82 stránky)
Měřící nástroje Altera 40-Gbps Ethernet MAC and PHY MegaCore Function Uživatelský manuál
(199 stránky)
(199 stránky)
Měřící nástroje Altera PHYLite Uživatelský manuál
(61 stránky)
(61 stránky)
Měřící nástroje Altera Arria GX Uživatelský manuál
(32 stránky)
(32 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.137 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce