Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Uživatelský manuál Strana 181
- Strana / 783
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
SystemVerilog Tutorials
Verifying a Master DUT
Mentor VIP AE AXI3/4 User Guide, V10.2b
163
September 2013
Example 6-26. Initialization and Transaction Processing
initial
begin
// Initialisation
bfm.set_config
(
AXI_CONFIG_MAX_OUTSTANDING_RD,m_max_outstanding_read_trans
);
bfm.set_config
(
AXI_CONFIG_MAX_OUTSTANDING_WR,m_max_outstanding_write_trans
);
bfm.wait_on(AXI_RESET_0_TO_1);
bfm.wait_on(AXI_CLOCK_POSEDGE);
// Traffic generation
fork
process_read;
process_write;
join
end
The process_read task loops forever, processing read transactions as they occur from the
master. It defines a local transaction variable read_trans of type axi_transaction to store a
record of the read transaction while it is being processed. It then uses the Slave BFM function
create_slave_transaction() to create a read transaction and assign it to the local read_trans
record.
The set_read_address_ready_delay() function is called to configure the delay for the
ARREADY signal before getting the read address phase using the Slave BFM
get_read_addr_phase() task.
The subsequent fork-join_none block performs a nonblocking statement so that the
process_read task can begin again to create another read transaction and get another read
address phase before the current read transaction has completed. This permits concurrent read
transactions to occur if the master issues a series of read address phases before any previous
read transactions have completed.
In the fork-join_none block, the read_trans record is passed into the handle_read() function via
the variable t.
- Verification IP Altera 1
- Edition 1
- AMBA AXI3/4 1
- User Guide 1
- Table of Contents 10
- List of Examples 13
- List of Figures 16
- List of Tables 17
- About This User Guide 19
- Protocol Restrictions 19
- Supported Simulators 20
- Simulator GCC Requirements 21
- Chapter 1 23
- Mentor VIP Altera Edition 23
- What Is a Transaction? 24
- An AXI Transaction 24
- Chapter 2 31
- SystemVerilog API Overview 31
- Transaction Record 33
- Table 2-1. Transaction Fields 35
- AXI3 BFM Delay Mode 48
- Chapter 3 51
- SystemVerilog Master API 57
- Chapter 4 87
- SystemVerilog Slave API 93
- Operational 100
- Transaction 100
- AXI3 Example 101
- AXI4 Example 101
- September 2013 107
- AXI3 BFM 109
- Helper Functions 118
- Chapter 5 121
- Monitor BFM Protocol Support 122
- Monitor Timing and Events 122
- Monitor BFM Configuration 122
- Timing Variables 124
- Slave Attributes 125
- Error Detection 125
- Monitor Assertions 126
- SystemVerilog Monitor API 127
- Prototype 128
- Arguments 128
- Arguments config_name 130
- (AXI4) Configuration name: 130
- Chapter 6 155
- SystemVerilog Tutorials 155
- AXI3 BFM Master Test Program 156
- AXI4 BFM Master Test Program 161
- Verifying a Slave DUT 162
- Verifying a Master DUT 173
- Example 6-30. process_write 184
- Example 6-31. handle_write 185
- AXI4 BFM Slave Test Program 186
- Internal Memory 187
- Example 6-44. handle_read 197
- Example 6-45. process_write 198
- Chapter 7 203
- VHDL API Overview 203
- Test Program VHDL 204
- VHDL to SV Wrapper 204
- Configuration 205
- Creating Transactions 206
- AXI4 Transaction Definition 207
- Table 7-1. Transaction Fields 209
- Transaction Field Description 209
- Protocol Transaction Fields 209
- Executing Transactions 212
- Waiting Events 213
- Access Transaction Record 214
- Operation Mode 216
- Channel Handshake Delay 217
- AXI4 BFM Handshake Delay 218
- Data Beat Done 220
- Transaction Done 220
- Chapter 8 221
- Master BFM Protocol Support 222
- Master Timing and Events 222
- Master BFM Configuration 222
- Master Assertions 225
- AXI4 Assertion Configuration 226
- VHDL Master API 227
- Protocol 233
- Arguments cache 255
- AXI4 BFM 297
- Chapter 9 365
- VHDL AXI3 and AXI4 Slave BFMs 365
- Slave BFM Configuration 366
- Slave Assertions 369
- AXI3 Assertion Configuration 370
- VHDL Slave API 371
- Returns transaction_id 378
- Chapter 10 505
- VHDL Monitor API 511
- Chapter 11 627
- VHDL Tutorials 627
- Example 11-29. handle read 656
- Example 11-38. process_write 668
- Chapter 12 673
- Running the Qsys Tool 676
- Running Simulation 679
- Example Script Processing 682
- Appendix A 685
- Assertions 685
- AXI4 Assertions 698
- Appendix B 715
- Programs 715
- Appendix C 751
- End-User License Agreement 779
Související produkty a manuály pro Měřící nástroje Altera Mentor Verification IP Altera Edition AMBA AXI3/4T
Měřící nástroje Altera PCI Development Kit, Cyclone II Edition Getting St Uživatelský manuál
(40 stránky)
(40 stránky)
Měřící nástroje Altera PCI Express Development Kit, Stratix II GX Edition Uživatelský manuál
(36 stránky)
(36 stránky)
Měřící nástroje Altera PowerPlay Early Power Estimator for Altera CPLDs Uživatelský manuál
(30 stránky)
(30 stránky)
Měřící nástroje Altera PCI Compiler Uživatelský manuál
(360 stránky)
(360 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.035 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce