Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Uživatelský manuál Strana 264

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 413
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 263
Mentor Verification IP AE AXI4-Lite User Guide, V10.3
264
VHDL Slave BFM
execute_write_data_ready()
April 2014
execute_write_data_ready()
This procedure executes a write data ready by placing the ready argument value onto the
WREADY signal. It blocks for one ACLK period.
Example
-- Set the WREADY signal to 1 and block for 1 ACLK cycle
execute_write_data_ready(1, 1, index, AXI4_PATH_7, axi4_tr_if_7(index));
Prototype
procedure execute_write_data_ready
(
ready : in integer;
bfm_id : in integer;
path_id : in axi4_path_t; --optional
signal tr_if : inout axi4_vhd_if_struct_t
);
Arguments
transaction_id Transaction identifier. Refer to “Overloaded Procedure
Common Arguments” on page 151 for more details.
non_blocking_mode (Optional) Nonblocking mode:
0 = Nonblocking
1 = Blocking (default)
bfm_id BFM identifier. Refer to “Overloaded Procedure Common
Arguments” on page 151 for more details.
path_id (Optional) Parallel process path identifier:
AXI4_PATH_0
AXI4_PATH_1
AXI4_PATH_2
AXI4_PATH_3
AXI4_PATH_4
Refer to “Overloaded Procedure Common Arguments” on
page 151 for more details.
tr_if Transaction signal interface. Refer to “Overloaded Procedure
Common Arguments” on page 151 for more details.
Returns
None
Zobrazit stránku 263
1 2 ... 259 260 261 262 263 264 265 266 267 268 269 ... 412 413

Komentáře k této Příručce

Žádné komentáře