Altera SerialLite II IP Core Uživatelský manuál Strana 55
- Strana / 110
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
January 2014 Altera Corporation SerialLite II MegaCore Function
User Guide
4. Functional Description
The SerialLite II MegaCore function consists of parameterized logic and a
parameterized testbench. The following sections detail the various possible
configurations and things you should consider when deciding how to configure the
link. Figure 4–1 shows a block diagram of the SerialLite II MegaCore function.
f Refer to Chapter 5, Testbench for more information on the test bench.
As shown in Figure 4–1, the SerialLite II MegaCore function is divided into two main
blocks: a protocol processing portion (data link layer) and a high-speed front end
(physical layer). The protocol processing portion features Atlantic FIFO buffers for
data storage or clock domain crossing, as well as data encapsulation and extraction
logic. The high-speed front end contains a link state machine (LSM) and
serializer/deserializer (SERDES) blocks. The SERDES blocks contain optional high-
speed serial clock and data recovery (CDR) logic implemented with high-speed serial
transceivers.
Interface Overview
The SerialLite II MegaCore function has two interfaces, the Atlantic interface and a
high-speed serial interface.
Figure 4–1. SerialLite II MegaCore Function Block Diagram
SerialLite II MegaCore Function
PHY Layer (PCS)
n-bit
Data
Flow
n-bit
n-bit
Receiver
n-bit
Atlantic
Interface
Atlantic
Interface
Data
Flow
SERDES
SERDES
SERDES
SERDES
Word Aligner
Training Detection
Link State Machine
& Generator
Transmitter
SerialLite II
Interface
SerialLite II
Interface
Link Layer
- User Guide 1
- Contents 3
- Chapter 5. Testbench 5
- Release Information 6
- Device Family Support 6
- Features 7
- General Description 8
- (EP2GX90FF1508C3) 10
- Notes to Table 1–3: 11
- Installation and Licensing 13
- OpenCore Plus Evaluation 14
- Simulate with Testbench 16
- Design Flow 17
- Parameterize 18
- Set Up Simulation 21
- Generate Files 21
- Simulate the Design 22
- Instantiate the MegaCore 22
- Specify Constraints 22
- Compile and Program 23
- 3. Parameter Settings 24
- Link Consistency 25
- Physical Layer Configuration 25
- Transfer size 26
- Reference Clock Frequency 26
- Port Type 27
- Notes to Figure 3–3: 28
- Note to Figure 3–4: 28
- Note to Figure 3–5: 29
- Notes to Figure 3–6: 29
- Self Synchronized Link Up 30
- Number of Lanes 31
- Scramble 32
- De-Scramble 32
- Broadcast Mode 32
- Clock Compensation 33
- Link Layer Configuration 34
- Retry-on-error Disabled 35
- Retry-on-error Enabled 35
- Segment Size 35
- Retry-on-error 36
- Retry-on-error Responses 37
- Flow Control 38
- Notes to Figure 3–12: 41
- Notes to Table 3–6: 42
- Transmit/Receive FIFO Buffers 43
- FIFO Buffer Size 44
- FIFO Buffer Structure 44
- 16-Bit Versus 32-Bit CRC 46
- Transceiver Configuration 47
- Transmitter Buffer Power (V 48
- Equalizer Control Settings 48
- Bandwidth Mode 48
- Starting Channel number 49
- ALTGX Support Signals 50
- Error Handling 51
- Optimizing the Implementation 52
- Feature Selection 53
- Running Different Seeds 53
- Limiting Fanout 53
- Floorplanning 53
- Minimizing Memory Utilization 54
- 4. Functional Description 55
- Atlantic Interface 56
- High-Speed Serial Interface 57
- Clocks and Data Rates 58
- External Clock Modes 59
- SerialLite II Deskew Support 60
- Note to Figure 4–6: 61
- Note to Figure 4–7: 62
- Note to Figure 4–8: 63
- Note to Figure 4–9: 64
- Note to Figure 4–10: 65
- Note to Figure 4–11: 66
- Note to Figure 4–14: 69
- Initialization and Restart 71
- Multiple Core Configuration 72
- Compilation 73
- Testbench 74
- Simulation Support 74
- Notes to Table 4–5: 77
- Notes to Table 4–6: 79
- Notes to Table 4–7: 81
- Notes to Table 4–8: 81
- Notes to Table 4–9: 82
- Note to Table 4–10: 84
- MegaCore Verification 85
- 5. Testbench 87
- Testbench Specifications 88
- Notes to Figure 5–1: 89
- 5–4 Chapter 5: Testbench 90
- Simulation Flow 91
- Running a Simulation 92
- Chapter 5: Testbench 5–7 93
- Testbench Time-Out 94
- Verilog HDL 95
- 5–10 Chapter 5: Testbench 96
- Chapter 5: Testbench 5–11 97
- Chapter 5: Testbench 5–13 99
- 5–14 Chapter 5: Testbench 100
- Status Monitors (pin_mon) 101
- Pin_mon Tasks - Verilog HDL 102
- Chapter 5: Testbench 5–17 103
- 5–18 Chapter 5: Testbench 104
- Chapter 5: Testbench 5–19 105
- 5–20 Chapter 5: Testbench 106
- Chapter 5: Testbench 5–21 107
- Additional Information 108
- Typographic Conventions 109
- Visual Cue Meaning 110
Související produkty a manuály pro Měřící nástroje Altera SerialLite II IP Core
Měřící nástroje Altera Serial Digital Interface (SDI) MegaCore Function Uživatelský manuál
(140 stránky)
(140 stránky)
Měřící nástroje Altera Stratix V Avalon-MM Interface for PCIe Solutions Uživatelský manuál
(184 stránky)
(184 stránky)
Měřící nástroje Altera OCT Uživatelský manuál
(10 stránky)
(10 stránky)
Měřící nástroje Altera Embedded Systems Development Kit, Cyclone III Edit Uživatelský manuál
(82 stránky)
(82 stránky)
Měřící nástroje Altera 40-Gbps Ethernet MAC and PHY MegaCore Function Uživatelský manuál
(199 stránky)
(199 stránky)
Měřící nástroje Altera PHYLite Uživatelský manuál
(61 stránky)
(61 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.036 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce