Altera Clock Control Block IP Core Uživatelský manuál stáhnout pdf (Strana 11)

Chapter 2: Parameter Settings 2–5

Command Line Interface Parameters

February 2014 Altera Corporation Clock Control Block (ALTCLKCTRL) Megafunction

User Guide

Command Line Interface Parameters

Expert users can choose to instantiate and parameterize the megafunction through the

command-line interface using the clear box generator command. This method

requires you to have command-line scripting knowledge.

f For more information about using the clear box generator, refer to the Introduction to

Megafunctions User Guide.

Table 2–2 lists the parameters for the ALTCLKCTRL megafunction.

Table 2–2. ALTCLKCTRL Megafunction Parameters

Parameter Name Type Required Comments

clock_type

String Yes

This parameter specifies the operation mode. The values are:

The

clkselect

and

ena

ports are unavailable if the

clock_type

parameter is set to EXTCLK.

ena_register_mode

String No

ena

port. Values are NONE,

FALLING_EDGE, and DOUBLE_REGISTER. Only available in

Arria II GX, Arria II GZ, Arria V, Arria V GZ, Arria 10, Cyclone V,

Stratix III, Stratix IV, and Stratix V devices.

lpm_hint

String No

Allows you to specify Altera-specific parameters in VHDL

Design Files (.vhd). The default value is UNUSED.

lpm_type

String No

Identifies the library of parameterized modules (LPM) entity

name in VHDL Design Files (.vhd).

intended_device_family

String No

Used for modeling and behavioral simulation purposes. Create

the ALTCLKCTRL megafunction with the MegaWizard Plug-In

Manager to get the value for this parameter.

implement_in_les

String No

Specifies if you want the clock control unit to be implemented

using logic elements (LEs). Values are “ON” or “OFF”. The

default setting is “OFF”.

number_of_clocks

Integer Yes

Specifies the number of global-type clock inputs. Values are

numeric type (1 to 4). For other clock types, only one clock

input is accepted.

use_glitch_free_switch_over

_implementation

String No

Specifies if you want to implement a glitch-free switchover

when you use multiple clock inputs. Values are “ON” and

“OFF”. If omitted, the default setting is “OFF”.

width_select

Integer Yes

Specifies the width of the clock select when you use multiple

clock inputs. The clock select inputs dynamically selects the

clock source that drives the clock network. The values are 1 or

2. If omitted, the default value is 1, which means 1-bit width.

Value Signal Selection

AUTO

Auto-selected clock

(default value)

GCLK

Global clock

LCLK

Regional clock

EXTCLK

External clock

SIDE_CLK

Dual-regional clock

1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 25 26

Komentáře k této Příručce

Žádné komentáře

Altera Clock Control Block IP Core Uživatelský manuál Strana 11

Komentáře k této Příručce

Související produkty a manuály pro Měřící nástroje Altera Clock Control Block IP Core