
ALTFP_LOG
12
2014.12.19
UG-01058
Subscribe
Send Feedback
You can use the ports and parameters available to customize the ALTFP_LOG IP core according to your
application.
ALTFP_LOG Features
The ALTFP_LOG IP core offers the following features:
• Natural logarithm functions.
• Optional exception handling output ports such as zero and nan.
Output Latency
The output latency options for the ALTFP_LOG megafunction differs depending on the precision
selected, the width of the mantissa, or both.
Table 12-1: Latency Options for Each Precision Format
Precision Mantissa Width Latency (in clock cycles)
Single 23 21
Double 52 34
Single Extended
31–36 25
37–42 28
43–48 31
49–52 34
ALTFP_LOG Truth Table
This table lists the truth table for the natural logarithm operation.
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Komentáře k této Příručce