Altera Video and Image Processing Suite Uživatelský manuál Strana 237

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 310
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 236
Video Switching IP Cores
18
2015.05.04
UG-VIPSUITE
Subscribe
Send Feedback
The Video Switching IP cores allow the connection of up to twelve input video streams to twelve output
video streams.
You can configure the connections at run time through a control input.
Table 18-1: Video Switching IP Cores
IP Cores Feature
Switch
Connects up to twelve input videos to 12 output videos.
Does not duplicate or combine streams.
Each output driven by one input and every input to the
IP core can drive only one output. Any input can be
disabled—not routed to an output, which stalls the input
by pulling it's ready signal low.
Supports 1 pixel per transmission.
Switch II
Connects up to twelve input videos to 12 output videos.
Does not duplicate or combine streams.
Each output driven by one input and every input to the
IP core can drive only one output. Any input can be
disabled—not routed to an output, which stalls the input
by pulling it's ready signal low.
Supports up to 4 pixels per transmission.
The routing configuration of the Video Switching IP cores is run-time configurable through the use of an
Avalon-MM slave control port. You can write to the registers of the control port at anytime but the IP
cores load the new values only when it is stopped. Stopping the IP cores causes all the input streams to be
synchronized at the end of an Avalon-ST Video image packet.
You can load a new configuration in one of the following ways:
Writing a 0 to the Go register, waiting for the Status register to read 0 and then writing a 1 to the Go
register.
Writing a 1 to the Output Switch register performs the same sequence but without the need for user
intervention. This the recommended way to load a new configuration.
©
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Zobrazit stránku 236
1 2 ... 232 233 234 235 236 237 238 239 240 241 242 ... 309 310

Komentáře k této Příručce

Žádné komentáře