Altera Stratix V Avalon-ST Uživatelský manuál Strana 148

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 158
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 147
Use Third-Party PCIe Analyzer
A third-party logic analyzer for PCI Express records the traffic on the physical link and decodes traffic,
saving you the trouble of translating the symbols yourself. A third-party logic analyzer can show the
two-way traffic at different levels for different requirements. For high-level diagnostics, the analyzer
shows the LTSSM flows for devices on both side of the link side-by-side. This display can help you see the
link training handshake behavior and identify where the traffic gets stuck. A traffic analyzer can display
the contents of packets so that you can verify the contents. For complete details, refer to the third-party
documentation.
BIOS Enumeration Issues
Both FPGA programming (configuration) and the initialization of a PCIe link require time. Potentially,
an Altera FPGA including a Hard IP block for PCI Express may not be ready when the OS/BIOS begins
enumeration of the device tree. If the FPGA is not fully programmed when the OS/BIOS begins its
enumeration, the OS does not include the Hard IP for PCI Express in its device map.
You can use either of the following two methods to eliminate this issue:
You can perform a soft reset of the system to retain the FPGA programming while forcing the OS/
BIOS to repeat its enumeration.
You can use CvP to program the device.
12-6
Use Third-Party PCIe Analyzer
UG-01097_sriov
2014.12.15
Altera Corporation
Debugging
Send Feedback
Zobrazit stránku 147
1 2 ... 143 144 145 146 147 148 149 150 151 152 153 ... 157 158

Komentáře k této Příručce

Žádné komentáře