Altera Embedded Peripherals IP manuály

Uživatelské manuály a uživatelské příručky pro Měřící nástroje Altera Embedded Peripherals IP.
Poskytujeme 1 manuály pdf Altera Embedded Peripherals IP ke stažení zdarma podle typů dokumentů: Uživatelský manuál

Altera Embedded Peripherals IP Uživatelský manuál (336 strany)

Značka: Altera | Kategorie: Měřící nástroje | Velikost: 3.10 MB |

Tabulka s obsahem

101 Innovation Drive

San Jose, CA 95134

Contents

Altera Corporation

Introduction

Device Support

December

Initial release. —

SDRAM Controller Core

Avalon-MM Interface

Off-Chip SDRAM Interface

Memory Profile Page

Timing Page

SDRAM Memory Model

Symptoms of an Untuned PLL

Example Calculation

Parameter Symbol

Value (ns) in -7 Speed Grade

Min. Max

Parameter Symbol Value (ns)

Tri-State SDRAM

Configuration Parameter

Interface

Reset and Clock Requirements

Architecture

Block Level Usage Model

Compact Flash Core

Required Connections

(32-bit Word Address)

Bit Description

JTAG UART Core

Read and Write FIFOs

JTAG Interface

Host-Target Connection

Simulation Settings

UART Core

RS-232 Interface

Transmitter Logic

Instantiating the Core

Data Bits, Stop Bits, Parity

Synchronizer Stages

Flow Control

Streaming Data (DMA) Control

Request Description

Bit Name Access Description

May 2008

16550 UART

Unsupported Features

General Architecture

Configuration Parameters

DMA Support

FPGA Resource Usage

Timing and Fmax

Avalon-MM Slave

Overrun/Underrun Conditions

Hardware Auto Flow-Control

16550 UART API

Private APIs

UART Device Structure

100

Figure 9-7:

101

Driver Examples

102

UG-01085

103

2014.24.07

103

Document Revision History

106

SPI Core

107

txdata

108

Receiver Logic

109

Master and Slave Modes

109

Slave Mode Operation

110

Multi-Slave Environments

110

Configuration

111

Data Register Settings

112

Timing Settings

112

Software Programming Model

113

Software Files

114

115

# Name Description

116

Date and

118

Document

118

Core Overview

119

Functional Description

119

Interrupt Behavior

121

PIO Core

123

Data Input and Output

124

Edge Capture

124

IRQ Generation

124

Example Configurations

125

Input Options

126

Operation

132

PCI Lite Core

135

Avalon-MM Ports

137

Prefetchable Avalon-MM Master

137

I/O Avalon-MM Master

138

PCI Bus Access Slave

138

Master and Target Performance

139

Space Indicator

141

(Bits 1:0)

141

Description

141

Avalon-to-PCI Write Request

142

Ordering of Requests

143

Send Feedback

145

PCI Timing Constraint Files

146

Simulation Considerations

147

Simulation Flow

149

MDIO Core

151

MDIO Frame Format (Clause 45)

152

MDIO Clock Generation

153

Interfaces

153

Parameter

154

Configuration Registers

154

On-Chip FIFO Memory Core

156

Offset Bits Field Description

158

FIFO Settings

161

Interface Parameters

161

Software Control

163

Field Type Description

164

Bit(s) Name Description

164

Software Example

166

On-Chip FIFO Memory API

167

Multi-Channel Shared FIFO

176

Parameters

177

Address Width

178

Name Access Reset

180

Bytes Converter Cores

185

Feature Property

186

Transaction

190

DMA Descriptors

197

Error Conditions

198

Signal Type Description

199

Timeouts

206

Data Structure

207

SG-DMA API

208

Name Description

209

Overview

217

Feature Description

217

Component Interface

220

Descriptor Slave Port

221

Component GUI

222

Byte Lanes

223

Read and Write Address Fields

224

Length Field

224

Sequence Number Field

225

Read and Write Stride Fields

225

Control Field

225

Bit Sub-Field Name Definition

226

228

Status Register

229

Control Register

229

Bit Name Description

230

Offset Access 3 2 1 0

230

Unsupported Feature

231

DMA Controller Core

232

Setting Up DMA Transactions

233

Advanced Options

235

Video Sync Generator

242

Parameter Name Description

244

Horizontal sync pulse

245

Horizontal front porch

245

Horizontal blank pixels

245

Pixel Converter

246

Interval Timer Core

249

Counter Size

251

Hardware Options

251

Bit Name R/W/C Description

255

Mutex Core

258

Mutex API

260

Mailbox Core

264

Mailbox API

267

Functional Blocks

273

275

Run-time Initialization

285

Board Support Package

285

VIC IRQ RRS RIL

291

November

293

Altera FPGA

294

Core Behavior

295

System ID Core

298

Performance Counter Core

301

Global Counter

302

Using the Performance Counter

304

Name (1) Meaning

305

Performance Counter API

306

PERF_START_MEASURING()

307

PERF_STOP_MEASURING()

307

PERF_BEGIN()

307

PERF_END()

308

PLL Cores

312

Registers

313

PLL Core

313

ALTPLL Megafunction

313

Instantiating the PLL Core

314

Altera MSI to GIC Generator

320

Interrupt Servicing Process

321

Registers of Component

322

Altera SMBus Core Interface

324

Component Parameterization

326

Frequency Register

331

32-bit Counter

332

Software Access

334

Implementation Details

335

IP Caveats

336

Další produkty a příručky pro Měřící nástroje Altera

Modely	Typ Dokumentu
JESD204B IP	Uživatelský manuál Altera JESD204B IP User Manual, 158 stránky
Low Latency Ethernet 10G MAC	Uživatelský manuál Altera Low Latency Ethernet 10G MAC User Manual, 109 stránky
LVDS SERDES Transmitter / Receiver	Uživatelský manuál Altera LVDS SERDES Transmitter / Receiver User Manual, 72 stránky
Nios II Embedded Evaluation Kit Cyclone III Editio	Uživatelský manuál Altera Nios II Embedded Evaluation Kit Cyclone III Edition User Manual, 3 stránky
IP Compiler for PCI Express	Uživatelský manuál Altera IP Compiler for PCI Express User Manual, 372 stránky
Parallel Flash Loader IP	Uživatelský manuál Altera Parallel Flash Loader IP User Manual, 57 stránky
Nios II Embedded Evaluation Kit Cyclone III Editio	Uživatelský manuál Altera Nios II Embedded Evaluation Kit Cyclone III Edition User Manual, 80 stránky
Nios II C2H Compiler	Uživatelský manuál Altera Nios II C2H Compiler User Manual, 138 stránky
RAM-Based Shift Register	Uživatelský manuál Altera RAM-Based Shift Register User Manual, 26 stránky
RAM Initializer	Uživatelský manuál Altera RAM Initializer User Manual, 36 stránky
Phase-Locked Loop Reconfiguration IP Core	Uživatelský manuál Altera Phase-Locked Loop Reconfiguration IP Core User Manual, 51 stránky
SCFIFO	Uživatelský manuál Altera SCFIFO User Manual, 28 stránky
SDI II MegaCore	Uživatelský manuál Altera SDI II MegaCore User Manual, 89 stránky
SerialLite II IP Core	Uživatelský manuál Altera SerialLite II IP Core User Manual, 110 stránky
Serial Digital Interface (SDI) MegaCore Function	Uživatelský manuál Altera Serial Digital Interface (SDI) MegaCore Function User Manual, 140 stránky
100G Development Kit, Stratix V GX Edition	Uživatelský manuál Altera 100G Development Kit, Stratix V GX Edition User Manual, 44 stránky
100G Interlaken MegaCore Function	Uživatelský manuál Altera 100G Interlaken MegaCore Function User Manual, 111 stránky
Stratix V Avalon-MM Interface for PCIe Solutions	Uživatelský manuál Altera Stratix V Avalon-MM Interface for PCIe Solutions User Manual, 184 stránky
10-Gbps Ethernet MAC MegaCore Function	Uživatelský manuál Altera 10-Gbps Ethernet MAC MegaCore Function User Manual, 175 stránky
Triple Speed Ethernet MegaCore Function	Uživatelský manuál Altera Triple Speed Ethernet MegaCore Function User Manual, 223 stránky

Altera Embedded Peripherals IP manuály

Altera Embedded Peripherals IP Uživatelský manuál (336 strany)

Tabulka s obsahem

Další produkty a příručky pro Měřící nástroje Altera

Altera zařízení