Altera IP Compiler for PCI Express manuály

Uživatelské manuály a uživatelské příručky pro Měřící nástroje Altera IP Compiler for PCI Express.
Poskytujeme 1 manuály pdf Altera IP Compiler for PCI Express ke stažení zdarma podle typů dokumentů: Uživatelský manuál

Altera IP Compiler for PCI Express Uživatelský manuál (372 strany)

Značka: Altera | Kategorie: Měřící nástroje | Velikost: 6.61 MB |

Tabulka s obsahem

User Guide

IP Compiler for PCI Express

1. Datasheet

1–2 Chapter 1: Datasheet

Features

Release Information

Device Family Support

PCIe Hard IP Block

FPGA Fabric

Transceivers

Notes to Table 1–5:

Chapter 1: Datasheet 1–7

1–8 Chapter 1: Datasheet

General Description

IP Core Verification

Simulation Environment

Recommended Speed Grades

1–12 Chapter 1: Datasheet

Notes to Table 1–9:

1–14 Chapter 1: Datasheet

2. Getting Started

Using the Parameter Editor

Modifying an IP Variation

Upgrading Outdated IP Cores

0x00000000

Viewing the Generated Files

Simulating the Design

Example 2-1 continued

Constraining the Design

Reusing the Example Design

3. Parameter Settings

System Settings

PCI Base Address Registers

Notes to Table 3–2:

Link Capabilities

Error Reporting

Buffer Configuration

Avalon-MM Settings

Address Translation

IP Core Parameters

PCI Registers

Capabilities Parameters

31 19 18 17 16 15 14

Buffer Setup

Power Management

Avalon-MM Configuration

4. IP Core Architecture

Application Interfaces

Crossing

“64- or 128-Bit

RX Datapath

TX Datapath

LMI Interface (Hard IP Only)

Incremental Compilation

Transaction Layer

Configuration Space

Data Link Layer

Physical Layer

Physical Layer Architecture

PCI Express Avalon-MM Bridge

Memory write requests

Note to Figure 4–11:

<n> ≤ 15))

Avalon-MM RX Master Block

Interrupt Handler Block

5. IP Core Interfaces

Notes to Figure 5–1:

Notes to Figure 5–2:

Notes to Figure 5–3:

Note to Table 5–1:

Notes to Table 5–2:

(Note 1)

Addresses

Avalon-ST Interface

100

Notes to Table 5–4:

103

Note to Figure 5–16:

104

Notes to Figure 5–17:

104

Notes to Figure 5–18:

105

<n>

107

ECRC Forwarding

108

IP implementation

109

Reset Details

111

_core.v or .vhd

112

ECC Error Signals

113

Status Register

114

Note to Table 5–14:

119

Table 5–14

120

IP Compiler for

123

PCI Express

123

LMI Read Operation

124

LMI Write Operation

124

Power Management Signals

125

Capabilities register

126

Completion Side Band Signals

127

■ lmi_addr: 12'h81C

129

■ lmi_addr: 12'h820

129

■ lmi_addr: 12'h824

129

■ lmi_addr: 12'h828

129

Notes to Figure 5–36:

130

Note to Figure 5–37:

131

Express

132

RX Avalon-MM Master Signals

135

Clock Signals

137

Reset and Status Signals

137

Note to figure

138

Transceiver Control Signals

139

Note to Table 5–28:

140

Note to Table 5–29:

140

Serial Interface Signals

141

PIPE Interface Signals

142

■ 1'b0: -6 dB

143

■ 1'b1: -3.5 dB

143

Test Signals

144

Notes to Table 5–33:

146

Avalon-ST Test Signals

148

6. Register Descriptions

149

Note to Table 6–2:

150

Note to Table 6–3:

151

Note to Table 6–4:

151

Note to Table 6–5:

152

Note to Table 6–6:

152

Note to Table 6–7:

152

Note to Table 6–8:

153

Note to Table 6–9:

154

Note to Table 6–10:

154

PCI Express Mailbox Registers

156

Note to Table 6–17:

158

Avalon-MM Mailbox Registers

159

PCIe Spec Rev 2.0

160

7. Reset and Clocks

165

Note to Figure 7–1:

166

<variant>.v or .vhd

167

168

<variant>_

168

Stratix IV GX Device

170

User Application

170

Note to Table 7–1:

171

.v or .vhd

174

Note (1)

174

.v or .vhd - For Simulation

175

Supported Message Types

177

Notes to Table 8–1:

179

Receive Buffer Reordering

180

Notes to Table 8–2:

181

9. Optional Features

183

ECRC on the TX Path

184

Notes to Table 9–2:

185

Exit Latency

186

Acceptable Latency

186

Source Multiple Tcl Scripts

189

10. Interrupts

191

10–2 Chapter 10: Interrupts

192

MSI Interrupts

192

Legacy Interrupts

193

10–4 Chapter 10: Interrupts

194

Chapter 10: Interrupts 10–5

195

10–6 Chapter 10: Interrupts

196

11. Flow Control

197

11–2 Chapter 11: Flow Control

198

Throughput of Posted Writes

198

Chapter 11: Flow Control 11–3

199

Notes to Table 11–1:

200

Chapter 11: Flow Control 11–5

201

11–6 Chapter 11: Flow Control

202

12. Error Handling

203

Physical Layer Errors

204

Data Link Layer Errors

204

Transaction Layer Errors

205

Note to Table 12–4:

207

Cancellation

211

Dynamic Reconfiguration

212

14. External PHYs

221

External PHY Support

222

8-bit DDR Mode

223

8-bit SDR Mode

225

16-bit PHY Interface Signals

227

8-bit PHY Interface Signals

229

Selecting an External PHY

230

August 2014

233

Endpoint Testbench

234

Chaining DMA

235

Root Port Testbench

236

Chaining DMA Design Example

238

Root Complex

240

IP Compiler

240

<variant>_plus

241

Note to Table 15–5:

246

Note to Table 15–7:

247

Test Driver Module

250

DMA Write Cycles

251

DMA Read Cycles

253

Root Port Design Example

254

Root Port BFM

258

BFM Memory Map

260

Figure 15–8

264

BFM Procedures and Functions

266

BFM Configuration Procedures

271

Shared Memory Constants

273

Log Constants

275

VHDL Formatting Functions

278

16. Qsys Design Example

289

Creating a Quartus II Project

290

Running Qsys

291

Filter Icon

296

Note to Table 16–11:

298

Generating the Qsys System

300

Simulating the Qsys System

301

Running Simulation

303

Design Example Wrapper File

305

Compiling the Design

307

Programming a Device

307

17. Debugging

309

17–2 Chapter 17: Debugging

310

Hardware Bring-Up Issues

310

Use Third-Party PCIe Analyzer

311

17–4 Chapter 17: Debugging

312

Link and Transceiver Testing

312

A–2 Chapter :

314

Notes to Table A–8:

315

A–4 Chapter :

316

Chapter : A–5

317

A–6 Chapter :

318

Descriptor/Data Interface

319

Notes to Figure B–2:

320

Chapter : B–3

321

B–4 Chapter :

322

Refer to Table B–3

323

Note to Table B–4:

324

Descriptor

325

Signals

327

B–12 Chapter :

330

Note to Table B–6:

331

Note to Table B–7:

332

Note to Table B–8:

333

for the ×8 IP cores

334

DW 1 DW 3

338

DW 5 DW 7

338

DW 0 DW 2 DW 4 DW 6

338

12345678 910111213

338

DW 0DW 2DW 4

339

DW 1DW 3DW 5DW 7

339

12345678 9

339

B–24 Chapter :

342

Chapter : B–25

343

Notes to Table B–11:

344

ICM Features

345

ICM Functional Description

345

Note to Table B–12:

346

ICM Block Diagram

347

ICM Files

348

Chapter : B–31

349

RX Ports

350

Chapter : B–33

351

B–34 Chapter :

352

2345678 91011121314

353

Sideband Interface

354

Soft IP Implementation

355

Arria II GX Devices

356

Stratix II GX Devices

356

Avalon-MM Interface

357

Cyclone III Family

359

Stratix III Family

360

Stratix IV Family

360

Additional Information

361

Info–2 Chapter :

362

Revision History

362

256-bit interface

363

Simulation support

363

Info–4 Chapter :

364

Chapter : Info–5

365

Info–6 Chapter :

366

Chapter : Info–7

367

Info–8 Chapter :

368

Chapter : Info–9

369

How to Contact Altera

370

Typographic Conventions

370

Chapter : Info–11

371

Info–12 Chapter :

372

Další produkty a příručky pro Měřící nástroje Altera

Modely	Typ Dokumentu
Parallel Flash Loader IP	Uživatelský manuál Altera Parallel Flash Loader IP User Manual, 57 stránky
Nios II Embedded Evaluation Kit Cyclone III Editio	Uživatelský manuál Altera Nios II Embedded Evaluation Kit Cyclone III Edition User Manual, 80 stránky
Nios II C2H Compiler	Uživatelský manuál Altera Nios II C2H Compiler User Manual, 138 stránky
RAM-Based Shift Register	Uživatelský manuál Altera RAM-Based Shift Register User Manual, 26 stránky
RAM Initializer	Uživatelský manuál Altera RAM Initializer User Manual, 36 stránky
Phase-Locked Loop Reconfiguration IP Core	Uživatelský manuál Altera Phase-Locked Loop Reconfiguration IP Core User Manual, 51 stránky
SCFIFO	Uživatelský manuál Altera SCFIFO User Manual, 28 stránky
SDI II MegaCore	Uživatelský manuál Altera SDI II MegaCore User Manual, 89 stránky
SerialLite II IP Core	Uživatelský manuál Altera SerialLite II IP Core User Manual, 110 stránky
Serial Digital Interface (SDI) MegaCore Function	Uživatelský manuál Altera Serial Digital Interface (SDI) MegaCore Function User Manual, 140 stránky
100G Development Kit, Stratix V GX Edition	Uživatelský manuál Altera 100G Development Kit, Stratix V GX Edition User Manual, 44 stránky
100G Interlaken MegaCore Function	Uživatelský manuál Altera 100G Interlaken MegaCore Function User Manual, 111 stránky
Stratix V Avalon-MM Interface for PCIe Solutions	Uživatelský manuál Altera Stratix V Avalon-MM Interface for PCIe Solutions User Manual, 184 stránky
10-Gbps Ethernet MAC MegaCore Function	Uživatelský manuál Altera 10-Gbps Ethernet MAC MegaCore Function User Manual, 175 stránky
Triple Speed Ethernet MegaCore Function	Uživatelský manuál Altera Triple Speed Ethernet MegaCore Function User Manual, 223 stránky
8B10B Encoder/Decoder MegaCore Function	Uživatelský manuál Altera 8B10B Encoder/Decoder MegaCore Function User Manual, 32 stránky
50G Interlaken MegaCore Function	Uživatelský manuál Altera 50G Interlaken MegaCore Function User Manual, 94 stránky
Advanced SEU Detection IP Core	Uživatelský manuál Altera Advanced SEU Detection IP Core User Manual, 22 stránky
Active Serial Memory Interface	Uživatelský manuál Altera Active Serial Memory Interface User Manual, 36 stránky
I/O Phase-Locked Loop (Altera IOPLL) IP Core	Uživatelský manuál Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Manual, 11 stránky

Altera IP Compiler for PCI Express manuály

Altera IP Compiler for PCI Express Uživatelský manuál (372 strany)

Tabulka s obsahem

Další produkty a příručky pro Měřící nástroje Altera

Altera zařízení