Altera Cyclone V SoC Uživatelský manuál Strana 22

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 44
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 21
5–4 Chapter 5: Board Test System
Using the Board Test System
Cyclone V SoC Development Kit November 2013 Altera Corporation
User Guide
JTAG Chain
The JTAG chain control shows all the devices currently in the JTAG chain. The
Cyclone V device is always the first device in the chain. The JTAG chain is normally
mastered by the On-board USB-Blaster II.
1 If you plug in an external USB-Blaster cable to the JTAG header (J23), the On-Board
USB-Blaster II is disabled.
1 JTAG DIP switch bank (SW4) selects which interfaces are in the chain. Refer to
Table 3–3 on page 3–4 for detailed settings.
f For details on the JTAG chain, refer to the Cyclone V SoC Development Board Reference
Manual. For USB-Blaster II configuration details, refer to the On-Board USB-Blaster II
page.
Zobrazit stránku 21
1 2 ... 17 18 19 20 21 22 23 24 25 26 27 ... 43 44

Komentáře k této Příručce

Žádné komentáře