Altera Arria V SoC Development Board Uživatelský manuál Strana 30

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 70
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 29
2–22 Chapter 2: Board Components
Clock Circuitry
Arria V SoC Development Board July 2014 Altera Corporation
Reference Manual
Off-Board Input/Output Clock
The development board has input and output clocks which can be driven onto the
board. The output clocks can be programmed to different levels and I/O standards
according to the FPGA device’s specification.
Table 214 lists the clock inputs for the development board.
Table 215 lists the clock outputs for the development board.
Table 2–14. Off-Board Clock Inputs
Source Schematic Signal Name I/O Standard
Arria V SoC
Pin Number
Description
SMA
SMA_CLKIN
2.5-V CMOS Clock input to the global clock network.
SMA
OSC2_CLK_SMA
2.5-V CMOS
Multiplexed clock input to OSC2 of the HPS.
FMC Port A
FMC_CLK_M2C_P[1:0]
LVDS B22, A22
LVDS input from the installed FMC card to
global clock inputs.
FMC_CLK_M2C_N[1:0]
LVDS C22, A21
FMC Port A
FMC_LA_RX_CLK_P
LVDS H21
LVDS input from the installed FMC card to
global clock inputs.
FMC_LA_RX_CLK_N
LVDS J21
FMC Port A
FMC_LA_RX_P7
LVDS C20
LVDS input from the installed FMC card to
global clock inputs.
FMC_LA_RX_N7
LVDS D20
FMC Port A
FMC_GBTCLK_M2C_P[1:0]
LVDS AC31, AA31
LVDS input from the installed FMC card to
dedicated reference clock inputs.
FMC_GBTCLK_M2C_N[1:0]
LVDS AC32, AA32
FMC Port B
FMCB_CLK_M2C_P[1:0]
LVDS C34, G34
LVDS input from the installed FMC card to
global clock inputs.
FMCB_CLK_M2C_N[1:0]
LVDS D34, H34
FMC Port B
FMCB_LA_RX_CLK_P
LVDS E34
LVDS input from the installed FMC card to
global clock inputs.
FMCB_LA_RX_CLK_N
LVDS F34
FMC Port B
FMCB_LA_RX_P7
LVDS N34
LVDS input from the installed FMC card to
global clock inputs.
FMCB_LA_RX_N7
LVDS N33
FMC Port B
FMCB_GBTCLK_M2C_P[1:0]
LVDS AG32, AE31
LVDS input from the installed FMC card to
dedicated reference clock inputs.
FMCB_GBTCLK_M2C_N[1:0]
LVDS AG33, AE32
Table 2–15. Off-Board Clock Outputs
Source
Schematic Signal
Name
I/O Standard
Arria V SoC
Pin Number
Description
FMC Port A
FMC_LA_TX_CLK_P
LVDS M23
LVDS output.
FMC_LA_TX_CLK_N
LVDS N23
FMC Port B
FMCB_LA_TX_CLK_P
LVDS L30
LVDS output.
FMCB_LA_TX_CLK_N
LVDS M30
PCI Express
Socket
PCIE_REFCLK_SYN_P
HCSL AF8
HCSL output to the PCI Express socket.
PCIE_REFCLK_SYN_N
HCSL AF7
Zobrazit stránku 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 69 70

Komentáře k této Příručce

Žádné komentáře