Altera Arria V Hard IP for PCI Express manuály

Uživatelské manuály a uživatelské příručky pro Měřící nástroje Altera Arria V Hard IP for PCI Express.
Poskytujeme 1 manuály pdf Altera Arria V Hard IP for PCI Express ke stažení zdarma podle typů dokumentů: Uživatelský manuál

Altera Arria V Hard IP for PCI Express Uživatelský manuál (288 strany)

Značka: Altera | Kategorie: Měřící nástroje | Velikost: 5.64 MB |

Tabulka s obsahem

User Guide

Contents

Chapter 7. IP Core Interfaces

Chapter 9. Reset and Clocks

Chapter 18. Debugging

1. Datasheet

1–2 Chapter 1: Datasheet

Features

Notes to Table 1–1:

Release Information

Device Family Support

Configurations

Debug Features

IP Core Verification

Recommended Speed Grades

1–8 Chapter 1: Datasheet

Qsys Design Flow

Generating the Testbench

Modifying the Example Design

Running Qsys

Table 3–5

On Chip r

Simulating the Example Design

Direct BFM’s shared memory

{*reconfig_xcvr_clk*}

Compiling the Design

Programming a Device

System Settings

Port Functions

Error Reporting

31 19 18 17 16 15 14

Power Management

Legacy Interrupt

Base Address Registers

PCI Express/PCI Capabilities

Header

6. IP Core Architecture

Avalon-ST Interface

RX Datapath

TX Datapath

Altera FPGA

Clocks and Reset

Interrupts

Transaction Layer

Protocol Layers

Configuration Space

Data Link Layer

Figure 6–4. Data Link Layer

Physical Layer

Figure 6–5. Physical Layer

Multi-Function Support

PCI Express Avalon-MM Bridge

Avalon-MM Bridge TLPs

Figure 6–9. Poor Address Map

RX Block

Avalon-MM RX Master Block

TX Block

Interrupt Handler Block

7. IP Core Interfaces

Note to Table 7–1:

100

RX Port

101

Avalon-ST RX Interface

103

Note to Figure 7–7:

108

Avalon-ST TX Interface

113

Note to Table 7–4:

116

ECRC Forwarding

121

Clock Signals

121

Reset Signals

122

and the LTSSM L0 state

124

ECC Error Signals

125

Interrupts for Endpoints

125

Interrupts for Root Ports

126

Completion Side Band Signals

126

Specification, Rev. 2.1

128

D E F 0 1 2 3

131

Notes to Table 7–13:

132

LMI Signals

136

LMI Read Operation

137

LMI Write Operation

137

Power Management Signals

138

(Full-Featured Qsys)

140

Completer-Only Single DWord

141

RX Avalon-MM Master Signals

143

Transceiver Reconfiguration

145

Serial Interface Signals

145

PIPE Interface Signals

149

Test Signals

153

Notes to Table 7–27:

154

8. Register Descriptions

155

Note to Table 8–2:

156

Note to Table 8–3:

157

Note to Table 8–4:

157

Note to Table 8–5:

157

Note to Table 8–6:

158

Note to Table 8–7:

158

Note to Table 8–8:

159

PCI Express Mailbox Registers

167

Note to Table 8–30:

168

Root Port TLP Data Registers

170

Sending a TLP

173

Receiving a Completion TLP

173

Endpoints

174

Avalon-MM Mailbox Registers

175

Spec 2.1

176

9. Reset and Clocks

181

Example Design

182

Hard IP for PCI Express

182

127 cycles

184

±300 PPM

185

Note to Table 9–2:

186

Transceiver Clock Signals

187

Supported Message Types

189

Notes to Table 10–1:

191

Receive Buffer Reordering

192

Notes to Table 10–2:

193

MSI Interrupts

195

11–2 Chapter 11: Interrupts

196

Note to Figure 11–4:

197

Legacy Interrupts

198

Application Layer

199

11–6 Chapter 11: Interrupts

200

MSI/MSI-X Support

201

Qsys System

202

12. Optional Features

203

ECRC on the RX Path

204

ECRC on the TX Path

205

13. Flow Control

207

13–2 Chapter 13: Flow Control

208

Throughput of Posted Writes

208

Chapter 13: Flow Control 13–3

209

13–4 Chapter 13: Flow Control

210

14. Error Handling

211

Physical Layer Errors

212

Data Link Layer Errors

212

Transaction Layer Errors

213

Note to Table 14–4:

215

Figure 15–2

218

Core User Guide

219

16. SDC Timing Constraints

221

Endpoint Testbench

224

Root Port Testbench

225

Chaining DMA Design Examples

226

Root Complex

227

Chaining DMA

227

Hard IP for

227

PCI Express

227

Note to Table 17–2:

232

Note to Table 17–4:

233

Test Driver Module

236

DMA Write Cycles

237

DMA Read Cycles

239

Root Port Design Example

240

Root Port

241

Variation

241

(variation_name.v)

241

Root Port BFM

242

BFM Memory Map

244

Figure 17–6

248

BFM Read and Write Procedures

250

BFM Procedures and Functions

251

BFM Configuration Procedures

256

Shared Memory Constants

257

18. Debugging

271

18–2 Chapter 18: Debugging

272

Link Training

272

Chapter 18: Debugging 18–3

273

18–4 Chapter 18: Debugging

274

Chapter 18: Debugging 18–5

275

Setting Up Simulation

276

Chapter 18: Debugging 18–7

277

Use Third-Party PCIe Analyzer

278

BIOS Enumeration Issues

278

Notes to Table A–7:

280

Chapter : A–3

281

Notes to Table A–16:

282

Additional Information

283

Info–2 Revision History

284

How to Contact Altera

285

Typographic Conventions

286

Další produkty a příručky pro Měřící nástroje Altera

Modely	Typ Dokumentu
Arria V GZ Avalon-ST	Uživatelský manuál Altera Arria V GZ Avalon-ST User Manual, 286 stránky
ASI MegaCore Function	Uživatelský manuál Altera ASI MegaCore Function User Manual, 27 stránky
Transceiver PHY IP Core	Uživatelský manuál Altera Transceiver PHY IP Core User Manual, 702 stránky
ByteBlaster II	Uživatelský manuál Altera ByteBlaster II User Manual, 26 stránky
Audio Video Development Kit, Stratix IV GX Edition	Uživatelský manuál Altera Audio Video Development Kit, Stratix IV GX Edition User Manual, 58 stránky
ByteBlasterMV	Uživatelský manuál Altera ByteBlasterMV User Manual, 26 stránky
Clock Control Block IP Core	Uživatelský manuál Altera Clock Control Block IP Core User Manual, 26 stránky
CIC MegaCore Function	Uživatelský manuál Altera CIC MegaCore Function User Manual, 30 stránky
Avalon Verification IP Suite	Uživatelský manuál Altera Avalon Verification IP Suite User Manual, 178 stránky
CRC Compiler	Uživatelský manuál Altera CRC Compiler User Manual, 30 stránky
CPRI v6.0 MegaCore Function	Uživatelský manuál Altera CPRI v6.0 MegaCore Function User Manual, 115 stránky
Cyclone II FPGA Starter	Uživatelský manuál Altera Cyclone II FPGA Starter User Manual, 50 stránky
Cyclone II PowerPlay Early Power Estimator	Uživatelský manuál Altera Cyclone II PowerPlay Early Power Estimator User Manual, 48 stránky
Cyclone III LS FPGA	Uživatelský manuál Altera Cyclone III LS FPGA User Manual, 42 stránky
CPRI IP Core	Uživatelský manuál Altera CPRI IP Core User Manual, 220 stránky
Cyclone V E FPGA	Uživatelský manuál Altera Cyclone V E FPGA User Manual, 38 stránky
Cyclone V GT FPGA	Uživatelský manuál Altera Cyclone V GT FPGA User Manual, 50 stránky
Cyclone V GX FPGA	Uživatelský manuál Altera Cyclone V GX FPGA User Manual, 38 stránky
Cyclone V SoC	Uživatelský manuál Altera Cyclone V SoC User Manual, 44 stránky
DDR SDRAM Controller	Uživatelský manuál Altera DDR SDRAM Controller User Manual, 106 stránky

Altera Arria V Hard IP for PCI Express manuály

Altera Arria V Hard IP for PCI Express Uživatelský manuál (288 strany)

Tabulka s obsahem

Další produkty a příručky pro Měřící nástroje Altera

Altera zařízení