Altera DE2-115 Uživatelský manuál stáhnout pdf (Strana 65)

Figure 4-33 Connections between FPGA and SRAM

 SDRAM

The board features 128MB of SDRAM, implemented using two 64MB SDRAM devices. Each

device consists of separate 16-bit data lines connected to the FPGA, and shared control and address

lines. These chips use the 3.3V LVCMOS signaling standard. Connections between FPGA and

SDRAM are shown in Figure 4-34.

Figure 4-34 Connections between FPGA and SDRAM

1 2 ... 60 61 62 63 64 65 66 67 68 69 70 ... 120 121

Žádné komentáře

Altera DE2-115 Uživatelský manuál Strana 65