Altera Serial Digital Interface (SDI) MegaCore Function Uživatelský manuál Strana 126
- Strana / 140
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
A–4 Appendix A: Constraints
Specifying TimeQuest Timing Analyzer Constraints
Serial Digital Interface (SDI) MegaCore Function February 2013 Altera Corporation
User Guide
The following constraints are specifically used to constrain a duplex SDI MegaCore
function targeting Stratix IV device:
■ Specify Clock Characteristics
■ Set Multicycle Paths
■ Minimize Timing Skew
Specify Clock Characteristics
Use the following constraints for the TimeQuest timing analyzer:
■ SD-SDI (
rx_sd_oversample_clk_in
= 67.5 MHz,
tx_pclk
= 27 MHz,
tx_serial_refclk
= 67.5 MHz)
create_clock -name {rx_sd_oversample_clk_in} -period 14.814 -waveform { 0.000 7.407
} [get_ports {rx_sd_oversample_clk_in}]
create_clock -name {tx_pclk} -period 14.814 -waveform { 0.000 7.407 } [get_ports
{tx_pclk}]
create_clock -name {tx_serial_refclk} -period 14.814 -waveform { 0.000 7.407 }
[get_ports {tx_serial_refclk}]
■ HD-SDI, HD-SDI dual link (
rx_serial_refclk
= 74.25 MHz,
tx_pclk
=
74.25 MHz,
tx_serial_refclk
= 74.25 MHz)
create_clock -name {rx_serial_refclk} -period 13.468 -waveform { 0.000
6.734 } [get_ports {rx_serial_refclk}]
create_clock -name {tx_pclk} -period 13.468 -waveform { 0.000 6.734 }
[get_ports {tx_pclk}]
Soft transceiver
SDI
——
switchline,
get_clocks
receive_pcs0|clkout
(gxb_rxclk)
Setup—1.5 clocks
(4.43 ns) from the
337.5-MHz zero-degree
clock to the 135-MHz
clock
Hold—zero clocks from
the 337.5-MHz clock to
the 135-MHz clock
Note to Table A–2:
(1) Switchline is an internal signal equivalent to the
en_switch_reg
signal in Figure 3–6.
Table A–2. Step 2: Set Timing Exceptions (Part 2 of 2)
Standard
Set Multicycle
Paths
set_clock_group set_false_path
(1)
Define Setup and Hold
Relationship
Table A–3. Step 3: Minimize the Timing Skew
Standard Minimize Timing Skew
SD-SDI —
HD-SDI, HD-SDI dual link —
3G-SDI —
DR, TR —
Soft transceiver SDI I/O to
sample_a|b|c|d[0]
path as short as possible
- User Guide 1
- Contents 3
- Chapter 4. SDI Audio IP Cores 4
- Appendix A. Constraints 5
- Appendix B. Clocking 5
- Features 7
- Release Information 8
- Device Family Support 8
- General Description 9
- Notes to Table 1–5: 10
- OpenCore Plus Evaluation 11
- Resource Utilization 12
- 2. Getting Started 15
- Design Flow 16
- SDI Walkthrough 17
- Parameterizing 19
- Setting Up Simulation 20
- Generating Files 20
- - SD 270 Mbps 22
- - HD 1.485 Gbps 22
- - 3G 2.97 Gbps 22
- Simulating the Design 23
- Specifying Constraints 25
- Multiple Channels 26
- Compiling the Design 28
- Programming a Device 28
- Setting Up Licensing 29
- 3. Functional Description 31
- Block Description 32
- HD-SDI LN Insertion 34
- Scrambling and NRZI Coding 35
- Transceiver Clock 35
- Receiver 36
- Word Alignment 38
- Video Timing Flags Extraction 39
- RP168 Switching Compliance 39
- HD-SDI LN Extraction 40
- HD-SDI CRC Checking 40
- Accessing Transceiver 40
- Transmitter 42
- Transmitter Clocks 42
- Receiver Clocks 43
- Notes to Table 3–5: 44
- Notes to Figure 3–8: 44
- Figure 3–9. Receiver Clocks 46
- rxdata 47
- Note to Table 3–7: 50
- Notes to Figure 3–11: 51
- Figure 3–12. Receiver Clocks 53
- New TRS reasserts 55
- Stratix IV GX 57
- Note to Table 3–10: 58
- Note to Table 3–11: 58
- Notes to Figure 3–18: 60
- Note to Figure 3–19: 61
- User Logic 62
- Encrypted SDI IP Core 62
- Cyclone IV GX 63
- Notes to Table 3–12: 70
- Note to Table 3–13: 70
- Note to Table 3–14: 71
- Note to Figure 3–30: 77
- Notes to Figure 3–33: 78
- signal in 82
- Table 3–18 on page 3–50 82
- Notes to Figure 3–40: 83
- Notes to Table 3–19: 85
- MegaCore Verification 87
- 4. SDI Audio IP Cores 89
- Functional Description 90
- Note to Table 4–4: 93
- Note to Table 4–5: 94
- MegaCore function 100
- Register Maps 103
- Parameters 105
- AES Format 109
- Avalon-ST Audio Interface 109
- Note to Figure 4–6: 110
- Instantiating the IP Cores 111
- Simulating the Testbench 112
- Design Example 113
- Components 114
- Hardware Setup 116
- D6 D7 D8 D9 D10 D11 D12 D13 118
- A. Constraints 123
- Notes to Figure A–1: 124
- (gxb_rxclk 125
- Specify Clock Characteristics 126
- Set Multicycle Paths 127
- 337.5-MHz Zero-degree Clocks 128
- Minimize Timing Skew 129
- Non Cyclone Devices 130
- Cyclone Devices Only 131
- A–10 Appendix A: Constraints 132
- B. Clocking 133
- B–2 Appendix B: Clocking 134
- C. Receive and Retransmit 135
- Loopback FIFO Buffer 136
- Additional Information 137
- Info–2 Additional Information 138
- Document Revision History 138
- How to Contact Altera 139
- Typographic Conventions 139
- Info–4 Additional Information 140
Související produkty a manuály pro Měřící nástroje Altera Serial Digital Interface (SDI) MegaCore Function
Měřící nástroje Altera Stratix V Avalon-MM Interface for PCIe Solutions Uživatelský manuál
(184 stránky)
(184 stránky)
Měřící nástroje Altera OCT Uživatelský manuál
(10 stránky)
(10 stránky)
Měřící nástroje Altera Embedded Systems Development Kit, Cyclone III Edit Uživatelský manuál
(82 stránky)
(82 stránky)
Měřící nástroje Altera 40-Gbps Ethernet MAC and PHY MegaCore Function Uživatelský manuál
(199 stránky)
(199 stránky)
Měřící nástroje Altera PHYLite Uživatelský manuál
(61 stránky)
(61 stránky)
Měřící nástroje Altera Arria GX Uživatelský manuál
(32 stránky)
(32 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.021 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce