Altera Mentor Verification IP Altera Edition AMBA AXI4-St Uživatelský manuál Strana 181
- Strana / 231
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
Mentor Verification IP AE AMBA AXI4-Stream User Guide, V10.3
181
April 2014
Chapter 11
VHDL Tutorials
This chapter discusses how to use the Mentor VIP AE master and slave BFMs to verify slave
and master components, respectively.
In the Verifying a Slave DUT tutorial, the slave is verified using a master BFM and test
program. In the Verifying a Master DUT tutorial, the master issued transfers are verified using a
slave BFM and test program.
Following this top-level discussion of how you verify a master and a slave component using the
Mentor VIP AE is a brief example of how to run Qsys, the powerful system integration tool in
the Quartus II software. This procedure shows you how to use Qsys to create a top-level DUT
environment. For more details about this example, refer to “Getting Started with Qsys and the
BFMs” on page 189.
Verifying a Slave DUT
A slave DUT component is connected to a master BFM at the signal-level. A master test
program, written at the transaction-level, generates stimulus via the master BFM to verify the
slave DUT. Figure 11-1 illustrates a typical top-level test bench environment.
Figure 11-1. Slave DUT Top-Level Test Bench Environment
A top-level file instantiates and connects all the components required to test and monitor the
DUT, and controls the system clock (ACLK) and reset (ARESETn) signals.
Master
BFM
On-chip
RAM slave
Master test program
Top-level file
- AMBA AXI4-Stream User Guide 1
- Table of Contents 3
- List of Examples 10
- List of Figures 11
- List of Tables 12
- About This User Guide 13
- Supported Simulators 13
- Simulator GCC Requirements 14
- Chapter 1 17
- Mentor VIP Altera Edition 17
- What Is a Transaction? 18
- AXI4-Stream Transactions 19
- Chapter 2 21
- SystemVerilog API Overview 21
- Configuration 22
- Creating Transactions 22
- Transaction Record 23
- Executing Transactions 26
- Waiting Events 27
- Access Transaction Record 27
- Operation Mode 28
- Handshake Delay 29
- Transfer Done 30
- Transaction Done 30
- Chapter 3 31
- SystemVerilog Master BFM 31
- Master BFM Configuration 32
- Master Assertions 34
- SystemVerilog Master API 35
- Returns 36
- Arguments config_name 37
- Chapter 4 43
- SystemVerilog Slave BFM 43
- SystemVerilog Slave API 47
- Chapter 5 55
- SystemVerilog Monitor BFM 55
- SystemVerilog Monitor API 59
- Chapter 6 67
- SystemVerilog Tutorials 67
- Chapter 7 75
- VHDL API Overview 75
- Test Program VHDL 76
- Chapter 8 87
- VHDL Master BFM API 91
- April 2014 100
- Prototype 118
- Arguments 118
- VHDL Master BFM 122
- VHDL Slave BFM 123
- Chapter 9 123
- Slave BFM Configuration 124
- Slave Assertions 125
- VHDL Slave BFM API 126
- Chapter 10 157
- VHDL Monitor BFM 157
- Monitor BFM Configuration 158
- Monitor Assertions 159
- VHDL Monitor BFM API 161
- Chapter 11 181
- VHDL Tutorials 181
- Master BFM Test Program 182
- Verifying a Master DUT 185
- Chapter 12 189
- Running the Qsys Tool 193
- Running a Simulation 195
- ModelSim Simulation 196
- Editing the modelsim.ini File 199
- Questa Simulation 200
- Cadence IES Simulation 200
- Synopsys VCS Simulation 202
- Chapter 13 205
- Assertions 205
- Appendix A 209
- Programs 209
- Appendix B 213
- VHDL Slave BFM Code Example 216
Související produkty a manuály pro Měřící nástroje Altera Mentor Verification IP Altera Edition AMBA AXI4-St
Měřící nástroje Altera Nios II Uživatelský manuál
(22 stránky)
(22 stránky)
Měřící nástroje Altera Nios II Uživatelský manuál
(22 stránky)
(22 stránky)
Měřící nástroje Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Uživatelský manuál
(783 stránky)
(783 stránky)
Měřící nástroje Altera PCI Development Kit, Cyclone II Edition Getting St Uživatelský manuál
(40 stránky)
(40 stránky)
Měřící nástroje Altera PCI Express Development Kit, Stratix II GX Edition Uživatelský manuál
(36 stránky)
(36 stránky)
Měřící nástroje Altera PowerPlay Early Power Estimator for Altera CPLDs Uživatelský manuál
(30 stránky)
(30 stránky)
Měřící nástroje Altera PCI Compiler Uživatelský manuál
(360 stránky)
(360 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.024 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce