Altera Arria V GX FPGA Development Board Uživatelský manuál Strana 7

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 90
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 6
Chapter 1: Overview 1–3
Board Component Blocks
November 2013 Altera Corporation Arria V GX FPGA Development Board
Reference Manual
Mechanical
PCI Express long form factor (4.376” x 10.45”)
PCI Express chassis or bench-top operation
Dual FPGA
The development board includes two Arria V GX FPGAs that connect to other
components on the board to provide a better transceiver and bandwidth design
solution.
FPGA 1
The first FPGA device (FPGA 1) connects to the following components:
Communication ports
One PCI Express x8 edge connector
One universal HSMC expansion port (port A)
One USB 2.0 connector
One gigabit Ethernet port
Chip-to-Chip (C2C) bridge with 29 LVDS inputs and 29 LVDS outputs, and x8
transceivers
One small form factor pluggable plus (SFP+) channel
One SMA 6 Gbps channel
Memory
1152-Mbyte (MB) DDR3 SDRAM with a 72-bit data bus
4.5-MB QDRII+ SRAM
1-Gbit (Gb) synchronous flash with a 16-bit data bus
Zobrazit stránku 6
1 2 3 4 5 6 7 8 9 10 11 12 ... 89 90

Komentáře k této Příručce

Žádné komentáře