Altera Arria V Avalon-MM Uživatelský manuál Strana 44
- Strana / 166
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
Signal Direction Description
MsiControl_o[15:0]
Output Provides for system software control of MSI as defined in Section
6.8.1.3 Message Control for MSI in the PCI Local Bus Specifica‐
tion, Rev. 3.0. The following fields are defined:
• MsiControl_o[15:9]: Reserved
• MsiControl_o[8]: Per-vector masking capable
• MsiControl_o[7]: 64-bit address capable
• MsiControl_o[6:4]: Multiple Message Enable
• MsiControl_o[3:1]: MSI Message Capable
• MsiControl_o[0]: MSI Enable.
MsixIntfc_o[15:0]
Output Provides for system software control of MSI-X as defined in
Section 6.8.2.3 Message Control for MSI-X in the PCI Local Bus
Specification, Rev. 3.0. The following fields are defined:
• MsixIntfc_o[15]: Enable
• MsixIntfc_o[14]: Mask
• MsixIntfc_o[13:11]: Reserved
• MsixIntfc_o[10:0]: Table size
IntxReq_i
Input
When asserted, the Endpoint is requesting attention from the
interrupt service routine unless MSI or MSI-X interrupts are
enabled. Remains asserted until the device driver clears the
pending request.
IntxAck_o
Output This signal is the acknowledge for IntxReq_i. It is asserted for at
least one cycle either when either of the following events occur:
• The Assert_INTA message TLP has been transmitted in
response to the assertion of the IntxReq_i.
• The Deassert_INTA message TLP has been transmitted in
response to the deassertion of the IntxReq_i signal.
Refer to the timing diagrams below.
The following figure illustrates interrupt timing for the legacy interface. In this figure the assertion of
IntxReq_i instructs the Hard IP for PCI Express to send an Assert_INTA message TLP.
Figure 4-3: Legacy Interrupt Assertion
clk
IntxReq_i
IntAck_o
The following figure illustrates the timing for deassertion of legacy interrupts. The assertion of IntxReq_i
instructs the Hard IP for PCI Express to send a Deassert_INTA message.
4-14
Interrupts for Endpoints when Multiple MSI/MSI‑X Support Is Enabled
UG-01105_avmm
2014.12.15
Altera Corporation
Interfaces and Signal Descriptions
Send Feedback
- User Guide 1
- Datasheet 2
- Features 3
- Release Information 6
- Device Family Support 6
- Altera FPGA 7
- IP Core Verification 9
- Debug Features 9
- Recommended Speed Grades 10
- Hard IP for PCI Express 12
- Running Qsys 13
- Generating the Example Design 14
- Programming a Device 18
- Quartus II Programmer 19
- Parameter Settings 20
- Parameter Value Description 21
- Device Capabilities 23
- Error Reporting 24
- Link Capabilities 25
- MSI and MSI-X Capabilities 25
- Power Management 27
- Subscribe 31
- RX Avalon-MM Master Signals 33
- Clock Signals 38
- Reset Signals 38
- Signal Direction Description 39
- Hard IP Status 40
- IntxReq_i 44
- IntAck_o 44
- Hard IP Status Extension 46
- Field and Bit Map 54
- 0134678951 54
- Serial Interface Signals 55
- 9 Ch 18 Ch 56
- Variant Data CMU Clock 57
- PIPE Interface Signals 58
- Test Signals 62
- Registers 63
- Altera-Defined VSEC Registers 71
- CvP Registers 72
- Address Range Register 76
- Bit Name Access Description 77
- Bits Name Access Description 78
- PCI Express Mailbox Registers 79
- Avalon-MM Mailbox Registers 83
- Address Name Access 84
- Description 84
- Byte Offset 84
- Register Dir Description 84
- Sending a Write TLP 90
- Root Port TLP Data Registers 92
- Bits Register Description 95
- Reset and Clocks 98
- Example Design 99
- UG-01105_avmm 100
- 2014.12.15 100
- Clock Domains 102
- Data Rate Frequency 103
- Related Information 103
- Clock Summary 104
- Interrupts for Endpoints 105
- MSI/MSI‑X Support 107
- Qsys System 108
- Error Handling 109
- Physical Layer Errors 110
- Data Link Layer Errors 110
- Transaction Layer Errors 111
- Error Type Description 112
- Status Bit Conditions 115
- IP Core Architecture 117
- Hard IP for PCI Express 118
- Clocks and Reset 119
- Transceiver Reconfiguration 119
- Interrupts 119
- Data Link Layer 120
- Altera Corporation 121
- Send Feedback 121
- Physical Layer 122
- TX Packets 123
- Avalon‑MM Bridge TLPs 127
- Byte Enable Value Description 128
- PCI Express Avalon-MM Bridge 130
- RX Block 136
- Avalon-MM RX Master Block 136
- TX Block 137
- Interrupt Handler Block 137
- Design Implementation 139
- Making Pin Assignments 140
- Optional Features 141
- ECRC on the RX Path 142
- ECRC on the TX Path 143
- Enable PLL calibration 145
- Debugging 148
- Setting Up Simulation 149
- Use Third-Party PCIe Analyzer 150
- BIOS Enumeration Issues 151
- Address[31:2] 152
- Figure A-6: I/O Read Request 154
- 7 6 5 4 3 2 1 0 158
- Core Config 8 4 1 158
- Additional Information 160
- Date Version Changes Made 161
- How to Contact Altera 163
- Typographic Conventions 164
- Visual Cue Meaning 165
Související produkty a manuály pro Měřící nástroje Altera Arria V Avalon-MM
Měřící nástroje Altera DDR3 SDRAM High-Performance Controller and ALTMEMP Uživatelský manuál
(10 stránky)
(10 stránky)
Měřící nástroje Altera DDR SDRAM High-Performance Controllers and ALTMEMP Uživatelský manuál
(140 stránky)
(140 stránky)
Měřící nástroje Altera Floating-Point Uživatelský manuál
(157 stránky)
(157 stránky)
Měřící nástroje Altera JESD204B IP Uživatelský manuál
(158 stránky)
(158 stránky)
Měřící nástroje Altera Nios II Embedded Evaluation Kit Cyclone III Editio Uživatelský manuál
(3 stránky)
(3 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.048 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce