Altera Viterbi Compiler Uživatelský manuál Strana 27

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 40
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 26
Figure 3-8: Graph Comparing Actual BER with Estimated BER
3.00 3.50 4.00 4.50 5.00
5.50 6.00
Signal-to-Noise Ratio
BER
Actual BER
Estimated BER
1.00e-03
1.00e-02
1.00e-01
Node Synchronization
If you are not using external synchronization, you may not know the order of your N bits. The node
synchronization option allows you to rotate the rr inputs until the decoder is in synchronization. To use
node synchronization, you observe the BER and keep changing state_node_sync to rotate the rr inputs
until you get the correct value for the BER.
Figure 3-9: Node Synchronization Block Diagram
state_node_sync
Barrel
Rotator
rr(1)
rr(2)
...
RR(1)
RR(2)
...
rr(N) RR(N)
The following equation represents node synchronization:
RR[i] = rr[((state_node_sync + i – 1) mod N) + 1]
where i is 1 to N.
RR and rr are treated as an array of width N of busses softbits wide. The range of valid values for
state_node_sync is 0 to (N – 1).
Code Sets
UG-VITERBI
2014.12.15
Node Synchronization
3-9
Viterbi IP Core Functional Description
Altera Corporation
Send Feedback
Zobrazit stránku 26
1 2 ... 22 23 24 25 26 27 28 29 30 31 32 ... 39 40

Komentáře k této Příručce

Žádné komentáře