Altera FIR Compiler Uživatelský manuál Strana 57
- Strana / 76
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
Chapter 4: Functional Description 4–15
Avalon Streaming Interface
© May 2011 Altera Corporation FIR Compiler User Guide
The sink indicates to the source that it is ready for an active cycle by asserting the
ready signal for a single clock cycle. Cycles during which the sink is ready for data
are called ready cycles. During a ready cycle, the source may assert valid and provide
data to the sink. If it has no data to send, it deasserts valid and can drive data to any
value.
When READY_LATENCY=0, data is transferred only when ready and valid are
asserted on the same cycle. In this mode of operation, the source data does not need to
receive the sink’s ready signal before it begins sending valid data. The source
provides the data and asserts valid whenever it can and waits for the sink to capture
the data and assert ready. The sink only captures input data from the source when
ready and valid are both asserted.
Figure 4–12 illustrates the data transfer timing.
The source provides data and asserts valid on cycle 1, even though the sink is not
ready. The source waits until cycle 2, when the sink does assert ready, before moving
onto the next data cycle. In cycle 3, the source drives data on the same cycle and
because the sink is ready to receive it, the transfer occurs immediately. In cycle 4, the
sink asserts ready, but the source does not drive valid data.
Packet Data Transfers
A beat is defined as the transfer of one unit of data between a source and sink
interface. This unit of data may consist of one or more symbols and makes it is
possible to support modules that convey more than one piece of information about
each valid cycle. Packet data transfers are used for multichannel transfers. Two
additional signals (startofpacket and endofpacket) are defined to implement
the packet transfer.
Figure 4–13 shows an example where the channel signal shows to which channel the
data sample belongs.
1 The channel input signal is not used in the FIR Compiler interface.
Figure 4–12. Avalon-ST Interface Timing with READY_LATENCY=0
D
o
D
1
D
2
0123 5 6784
clk
ready
valid
error
data
00 00 00 00
D
2
Figure 4–13. Packet Data Transfer
01 23
00 00 00 00
D
0
D
1
D
2
D
3
123 4
5
67
clk
ready
valid
startofpacket
endofpacket
channel[1:0]
data
error[1:0]
- FIR Compiler 1
- User Guide 1
- UG-FIRCOMPILER 11.0 2
- Contents 3
- Additional Information 4
- 1. About the FIR Compiler 5
- Delay Line 6
- Coefficient 6
- Multipliers 6
- Adder Tree 6
- Features 7
- Release Information 8
- Device Family Support 9
- MegaCore Verification 10
- Notes to Table 1–5: 11
- Notes to Table 1–6: 11
- Installation and Licensing 12
- 2. Getting Started 15
- Figure 2–4. Set Up Simulation 18
- Notes to Table 2–1 21
- Simulate the Design 22
- Simulating in MATLAB 23
- 3. Parameter Settings 25
- Specifying the Coefficients 26
- Note to Figure 3–6: 31
- Analyzing the Coefficients 32
- Bits Removed from MSB 34
- Bits Removed from LSB 34
- Note to Table 3–4: 36
- Note to Table 3–5: 37
- Note to Table 3–6: 38
- Resource Estimates 40
- Filter Design Tips 40
- 4. Functional Description 43
- Coefficient Scaling 44
- Symmetrical Serial 45
- Structure Types 48
- Serial Structures 49
- Multibit Serial Structure 49
- Interpolation and Decimation 50
- Figure 4–8. Signal Decimation 51
- Pipelining 54
- Simulation Output 55
- Avalon Streaming Interface 55
- Data Source Data Sink 56
- Packet Data Transfers 57
- ■ 00: No error 58
- ■ 01: Missing SOP 58
- ■ 10: Missing EOP 58
- ■ 11: Unexpected EOP 58
- Timing Diagrams 59
- Referenced Documents 68
- Structures 69
- Supported Device Structures 70
- Compiling HardCopy Designs 71
- How to Contact Altera 74
- Typographic Conventions 74
- Additional Information Info–3 75
- Info–4 Additional Information 76
Související produkty a manuály pro Měřící nástroje Altera FIR Compiler
Měřící nástroje Altera High-Speed Development Kit, Stratix GX Edition Uživatelský manuál
(140 stránky)
(140 stránky)
Měřící nástroje Altera MAX II Uživatelský manuál
(38 stránky)
(38 stránky)
Měřící nástroje Altera MAX V CPLD Uživatelský manuál
(30 stránky)
(30 stránky)
Měřící nástroje Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Uživatelský manuál
(196 stránky)
(196 stránky)
Měřící nástroje Altera JNEye Uživatelský manuál
(194 stránky)
(194 stránky)
Měřící nástroje Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Uživatelský manuál
(413 stránky)
(413 stránky)
Měřící nástroje Altera Mentor Verification IP Altera Edition AMBA AXI4-St Uživatelský manuál
(231 stránky)
(231 stránky)
Měřící nástroje Altera Nios II Uživatelský manuál
(22 stránky)
(22 stránky)
Měřící nástroje Altera Nios II Uživatelský manuál
(22 stránky)
(22 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.041 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce